

**"FEE ADDRESS" INDICATION FORM**

To: MAIL STOP: M Fee Correspondence  
U.S. Patent & Trademark Office  
P.O. Box 1450  
Alexandria, VA 22313-1450

Please recognize as the "Fee Address," under the provisions of 37 CFR 1.363, the following address:

COMPUTER PATENT ANNUITIES, INC.  
225 Reinekers Lane  
Suite 400  
Alexandria, VA 22314

Payor Number: 000197

in the following listed application(s) or patent(s) for which the issue fee has been paid.

<b><u>Patent No.</u></b>	<b><u>Serial No.</u></b>	<b><u>Patent Date</u></b>	<b><u>US Filing Date</u></b>	<b><u>Confirmation No.</u></b>	<b><u>Attorney Docket No.</u></b>
7,342,565	B2 10/762,082	03/11/2008	01/21/2004	4090	0553-0207.02

Respectfully Submitted,



\_\_\_\_\_  
Mark J. Murphy  
Registration No. 34,225  
Date: June 12, 2008

COOK, ALEX, McFARRON,  
MANZO, CUMMINGS & MEHLER, Ltd.  
200 West Adams Street  
Suite 2850  
Chicago, Illinois 60606  
(312) 236-8500

Customer No: 26568



US007342565B2

(12) **United States Patent**  
Tanaka

(10) **Patent No.:** US 7,342,565 B2  
(45) **Date of Patent:** Mar. 11, 2008

(54) **DISPLAY DEVICE AND A DRIVER CIRCUIT THEREOF**

FOREIGN PATENT DOCUMENTS

(75) Inventor: Yukio Tanaka, Kanagawa (JP)

JP 7-130652 5/1995

(73) Assignee: Semiconductor Energy Laboratory Co., Ltd. (JP)

OTHER PUBLICATIONS

(\*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 720 days.

Inui, S. et al, "Thresholdless Antiferroelectricity in Liquid Crystals and its Application to Displays," *J. Mater Chem.*, vol. 6, No. 4, pp. 671-673, (1996).

(21) Appl. No.: 10/762,082

(Continued)

(22) Filed: Jan. 21, 2004

Primary Examiner—Kent Chang

(65) **Prior Publication Data**

(74) Attorney, Agent, or Firm—Cook, Alex, McFarron, Manzo, Cummings & Mehler, Ltd.

US 2004/0150611 A1 Aug. 5, 2004

(57) **ABSTRACT**

Related U.S. Application Data

(63) Continuation of application No. 10/277,402, filed on Oct. 22, 2002, now Pat. No. 6,710,761, which is a continuation of application No. 09/639,973, filed on Aug. 16, 2000, now Pat. No. 6,476,790.

To provide a driver circuit that is simple and possessing a small surface area. The driver circuit comprises a shift register circuit and a plurality of latch circuits. The shift register circuit is composed of a plurality of register circuits having a clocked inverter circuit and an inverter circuit connected in series. The plurality of digital data latch circuits has a first N-channel Tr and a second N-channel Tr of which the sources or the drains are connected in series, a P-channel Tr, and a data holding circuit. The clocked inverter circuit and the inverter circuit generate a timing signal on the basis of a clock signal and a start pulse to thereby feed the timing signal to the register circuit neighboring a register circuit and to a gate electrode of the first N-channel Tr and the P-channel Tr feeds a first electric voltage to the data holding circuit in accordance with a Res signal inputted to the gate electrode. The second N-channel Tr then takes in digital data on the basis of the timing signal to thereby output the digital data to the source or the drain of the first N-channel Tr. The timing signal outputted from the register circuit neighboring a register circuit is fed to the gate electrode of the first N-channel Tr.

(30) **Foreign Application Priority Data**

Aug. 18, 1999 (JP) 11-232048

(51) **Int. Cl.**  
G09G 3/36 (2006.01)

(52) **U.S. Cl.** 345/99; 345/211  
(58) **Field of Classification Search** 345/99,

345/100, 211

See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

3,821,724 A \* 6/1974 Warner 365/219

32 Claims, 19 Drawing Sheets

